LAB MANUAL

ECL203 LOGIC CIRCUIT DESIGN LAB

Department of Electronics and Communication Engineering CET

INDEX

PART A

- 1. Realization of functions using basic and universal gates (SOP and POS forms)
- 2. Design and Realization of half /full adder and subtractor using basic gates and universal gates.
- 3. 4-bit adder/subtractor and BCD adder using 7483.
- 4. Study of Flip Flops: S-R, D, T, JK and Master Slave JK FF using NAND gates.
- 5. Asynchronous Counter:3 bit up/down counter and Mod-N counter
- 6. Synchronous Counter: Realization of 3-bit up/down counter and Mod-N counter.
- 7. Ring counter and Johnson Counter.
- 8. Multiplexers and De-multiplexers using gates and ICs. (74150, 74154)

PART B

- 1. Realization of Logic Gates and Familiarization of FPGAs
- 2. Adders in Verilog
- 3. Mux and Demux in Verilog
- 4. Flipflops and counters
- 5. Flip-Flops and their Conversion in FPGA
- 6. BCD to Seven Segment Decoder in FPGA
- 7. Asynchronous and Synchronous Counters in FPGA

EXPT NO: 1 REALIZATION OF FUNCTIONS USING BASIC AND UNIVERSAL GATES (SOP AND POS FORMS)

DATE:

<u>AIM</u>: Realize the given Boolean function using logic gates in both SOP and POS forms.

Two input SOP - A.B + A'.B'

Two input POS: - (A+B) (B+C) (A+C')

COMPONENTS AND EQUIPMENTS REQUIRED:

Sl	Components and	Specification	Quantity
No	equipments	Specification	Quantity
1	IC	7400,7402,7404,7408,7411,7410,7427	Depending upon
		7432,7486	the function
2	IC trainer kit		1

THEORY:

SOP: - It is the Sum of product form in which the terms are taken as 1. It is denoted in the K-map expression by sigma (Σ)

A.B. + A'B'

Logic Circuit Of this expression:-



POS: - It is the product of the sums form in which the terms are taken as 0. It is denoted in the

K-Map expression by the Sign pie (π)

(A+B)(B+C)(A+C')

Logic Circuit Of this expression:-



PROCEDURE:

- 1. Realize the functions using variables A, B, and C.
- 2. Write the truth table of the corresponding functions.
- 3. Write the expression and solve it using K maps.



- 4. Write expression of $Y \rightarrow f(A,B,C)$, apply De-Morgans law to simply the equation.
- 5. Realize using suitable gates.
- 6. Verify the output using different inputs.
- 7. Set up the circuits and observe the outputs. Enter the output states in truth table corresponding to the input combination.

RESULT: Realized the Boolean functions using logic gates and verified the outputs for different inputs.

EXPT NO: 2 DESIGN AND REALIZATION OF HALF/FULL ADDER AND SUBTRACTOR USING BASIC GATES AND UNIVERSAL GATES.

DATE:

AIM: To design and setup Half/Full Adder and Subtractor using basic gates and universal gates.

SL NO:	COMPONENTS AND EQUIPMENTS	SPECIFICATION	QUANTITY
1.	IC Trainer kit		1
2.	IC	7408	1
		7432	1
		7486	1
		7400	2
		7404	1

COMPONENTS AND EQUIPMENTS REQUIRED:

THEORY:

Half Adder: The simplest binary adder is called a half adder. Half adder has two input bits and two output bits. One output bit is the sum and the other is carry. They are represented by S and C in the logic symbol.

$$S = A \oplus B$$

 $C = AB$

Full Adder: A half adder has no provision to add a carry from the lower order bits when binary numbers are added. When two input bits and a carry are to be added, the number of input bits becomes three and the input combinations increases to eight. For this, a full adder is used. Like

half adder, it also has a sum bit and a carry bit. The new carry generated is represented by C_n

and carry generated from the previous addition is represented by C_{n-1} .

$$S = A \oplus B \oplus C_{n-1}$$
.

$$C_n = AB + C_{n-1}$$
 (A \oplus B)

Half Subtractor: Subtracting a single-bit binary value B from another A (i.e. A -B) produces a difference bit D and a borrow out bit B-out. This operation is called half subtraction and the circuit to realize it is called a half subtractor. The Boolean functions describing the half-Subtractor are:

$$\mathbf{D} = \mathbf{A} \oplus \mathbf{B}$$
$$\mathbf{B}\mathbf{r} = \bar{A}B$$

Full Subtractor: Subtracting two single-bit binary values, B, Cin from a single-bit value A produces a difference bit D and a borrow out Br bit. This is called full subtraction. The Boolean functions describing the full-subtracter are:

$$\mathbf{D} = \mathbf{A} \oplus \mathbf{B} \oplus \mathbf{C}$$
$$\mathbf{B} = \bar{A} \mathbf{B} + \mathbf{B} \mathbf{C} \mathbf{i} \mathbf{n} + \bar{A} \mathbf{C} \mathbf{i} \mathbf{n}$$

PROCEDURE:

- 1. Realize the functions using input variables .
- 2. Write the truth table of the corresponding functions.
- 3. Write the expression and solve it using K maps.



- 4. Write expression of $Y \rightarrow f(A,B,C)$, apply De-Morgans law to simplify the equation for implementing with universal gates.
- 5. Realize using suitable gates.
- 6. Verify the output using different inputs.
- 7. Set up the circuits and observe the outputs. Enter the output states in truth table corresponding to the input combination.

HALF ADDER



a) Using basic gates



b) Using NAND gates



FULL ADDER



a) Using basic gates



b) Using NAND gates



HALF SUBTRACTOR

a) Using basic gates



b) Using NAND gates



FULL SUBTRACTOR

a) Using basic gates



b) Using NAND gates



RESULT:

Realized half/full adder and subtractor using basic and universal gates and verified the outputs for different inputs.

EXPT NO. 3 <u>4 BIT ADDER/SUBTRACTOR AND BCD ADDER USING 7483</u>

DATE :

<u>AIM:</u>

To design and implement 4-bit adder / subtractor and BCD adder using IC 7483.

COMPONENTS AND	EQUIPMEN	FS REQUIRED:
	•	-

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	IC	IC 7483	1
2.	EX-OR GATE	IC 7486	1
3.	NOT GATE	IC 7404	1
4.	IC TRAINER KIT	-	1

THEORY:

4 BIT BINARY ADDER:

A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of the next full adder in the chain. The augend bits of 'A' and the addend bits of 'B' are designated by subscript numbers from right to left, with subscript 0 denoting the least significant bits. The carry's are connected in chains through the full adder. The input carry to the adder is C_0 and it ripples through the full adder to the output carry C_4 .

4 BIT BINARY SUBTRACTOR:

The circuit for subtracting A-B consists of an adder with inverters, placed between each data input 'B' and the corresponding input of full adder. The input carry C_0 must be equal to 1 when performing subtraction.

4 BIT BINARY ADDER/SUBTRACTOR:

The addition and subtraction operation can be combined into one circuit with one common binary adder. The mode input M controls the operation. When M=0, the circuit is an adder circuit. When M=1, it becomes a subtractor.

4 BIT BCD ADDER:

Consider the arithmetic addition of two decimal digits in BCD, together with an input carry from a previous stage. Since each input digit does not exceed 9, the output sum cannot be

greater than 19, the 1 in the sum being an input carry. The output of two decimal digits must be represented in BCD and should appear in the form listed in the columns.

ABCD adder that adds 2 BCD digits and produces a sum digit in BCD. The 2 decimal digits, together with the input carry, are first added in the top 4-bit adder to produce the binary sum.

PIN DIAGRAM FOR IC 7483:

1	_ A4		B4 — 16
2	— S3	1	S4 15
з	_ A3	с	C4 14
4	— ВЗ	7	C1 13
5	_ vcc	4	GND - 12
6	_ \$2	8	B1 - 11
7	— B2	3	A1 10
8	— A2		S1 9

PROCEDURE

- 1. Realize adder/ subtractor using suitable gates and IC 7483.
- 2. Realize the BCD adder using IC7483, and K map for converting binary to BCD.
- 3. Verify the output using different input combinations.
- 4. Set up the circuits and observe the outputs.

LOGIC DIAGRAM:

4-BIT BINARY ADDER



LOGIC DIAGRAM: 4-BIT BINARY SUBTRACTOR



LOGIC DIAGRAM:

4-BIT BINARY ADDER/SUBTRACTOR



LOGIC DIAGRAM: BCD ADDER



RESULT: Realized the circuit for 4-bit adder/subtractor and BCD adder using IC 7483 and observed the outputs for different inputs.

EXPT NO:4 <u>STUDY OF FLIP FLOPS: S-R, D, T, JK AND MASTER SLAVE JK FF</u> <u>USING NAND GATES</u>

DATE :

<u>AIM</u>: To implement the following flip flops using logic gates.

- 1. SR flip flop
- 2. JK flip flop
- 3. D flip flop
- 4. T flip flop
- 5. JK Master slave flip flop

COMPONENTS AND EQUIPMENTS REQUIRED:

Sl No	Components and equipments	Specification	Quantity
1	IC	7400,7404,7410	1,1,2
2	IC trainer kit		1

THEORY

SR FLIP-FLOP: There are two inputs to the flip-flop defined as R and S. When I/Ps R=0 and S=0 then O/P remains unchanged. When I/Ps R=0 and S=1 the flip-flop is switches to the stable state where O/P is 1 i.e. SET. The I/P condition is R=1and S=0 the flip-flop is switched to the stable state where O/P is 0 i.e. RESET. The I/P condition is R=1 and S=1 the flip-flop is switched to the stable state where O/P is 0 i.e. RESET.

JK FLIP-FLOP: For the purpose of counting, the J K flip-flop is the ideal element to use. The variables J and K are called control I/Ps because they determine what the flip-flop does when a positive edge arrives. When J and K are both 0s, both AND gates are disabled and Q retains its last value.

D FLIP FLOP: This kind of flip flop prevents the value of D from reaching the Q output until clock pulses occur. When the clock is low, both AND gates are disabled D can change value without affecting the value of Q. On the other hand, when the clock is high, both AND gates are enabled. In this case, Q is forced to equal the value of D. When the clock again goes low, Q retains or stores the last value of D. D flip flop is a bistable circuit whose D input is transferred to the output after a clock pulse is received.

T FLIP-FLOP: The T or "toggle" flip-flop changes its output on each clock edge, giving an output which is half the frequency of the signal to the T input. It is useful for constructing binary counters, frequency dividers, and general binary addition devices. It can be made from a J-K flip-flop by tying both of its inputs high.

MASTER-SLAVE JK FLIP-FLOP: The Master-Slave Flip-Flop is basically two gated SR flipflops connected together in a series configuration with the slave having an inverted clock pulse. The outputs from Q and Q from the "Slave" flip-flop are fed back to the inputs of the "Master" with the outputs of the "Master" flip flop being connected to the two inputs of the "Slave" flip flop. This feedback configuration from the slave's output to the master's input gives the characteristic toggle of the JK flip flop.

The input signals J and K are connected to the gated "master" SR flip flop which "locks" the input condition while the clock (Clk) input is "HIGH" at logic level "1". As the clock input of the "slave" flip flop is the inverse (complement) of the "master" clock input, the "slave" SR flip flop does not toggle. The outputs from the "master" flip flop are only "seen" by the gated "slave" flip flop when the clock input goes "LOW" to logic level "0".

When the clock is "LOW", the outputs from the "master" flip flop are latched and any additional changes to its inputs are ignored. The gated "slave" flip flop now responds to the state of its inputs passed over by the "master" section.

Then on the "Low-to-High" transition of the clock pulse the inputs of the "master" flip flop are fed through to the gated inputs of the "slave" flip flop and on the "High-to-Low" transition the same inputs are reflected on the output of the "slave" making this type of flip flop edge or pulse-triggered. Then, the circuit accepts input data when the clock signal is "HIGH", and passes the data to the output on the falling-edge of the clock signal. In other words, the Master-Slave JK Flip flop is a "Synchronous" device as it only passes data with the timing of the clock signal.

PROCEDURE:

- 1. Realize the functions of flipflop using suitable variables..
- 2. Write the truth table of the corresponding functions.
- 3. Write the expressions and solve it using K maps.



- 4. Write an expression of Q_{n+1} .
- 5. Realize using suitable gates and ICs.
- 6. Verify the output using different inputs.
- 7. Set up the circuits and observe the outputs. Enter the output states in truth table corresponding to the input combination.

SR FLIP FLOP



Inputs		output	
S	R	Q _{s+1}	
0	0	Q.	
0	1	0	
1	0	1	
1	1	Not defined	

D FLIP FLOP



<u>T FLIP FLOP</u>



JK FLIP FLOP



Inputs		outp ut
J	K	Q _{n+1}
0	0	Q.
0	1	0
1	0	1
1	1	<u>Q</u> ,

MASTER SLAVE JK FLIP FLOP



RESULT: Realized different flipflops using logic gates and verified its outputs for different inputs.

EXPT NO: 5

ASYNCHRONOUS COUNTERS

DATE:

<u>AIM</u>: To realize an asynchronous 3 bit up/down counter and decade counter.

COMPONENTS AND EQUIPMENTS REQUIRED:

Sl No	Components and equipments	Specification	Quantity
1	IC	7476,7400	2,2 each
2	IC trainer kit		1

THEORY:

Asynchronous Decade Counter

This type of asynchronous counter counts upwards on each trailing edge of the input clock signal starting from 0000 until it reaches an output 1001 (decimal 9). Both outputs Q0 and Q3 are now equal to logic "1". On the application of the next clock pulse, the output from the 74LS10 NAND gate changes state from logic "1" to a logic "0" level.As the output of the NAND gate is connected to the CLEAR (CLR) inputs of all the 74LS73 J-K Flip-flops, this signal causes all of the Q outputs to be reset back to binary 0000 on the count of 10. As outputs QA and QD are now both equal to logic "0" as the flip-flop's have just been reset, the output of the NAND gate returns back to a logic level "1" and the counter restarts again from 0000. We now have a decade or Modulo-10 up-counter.

3- bit Up-Down Counter

As we know that in the up-counter each flip-flop is triggered by the normal output of the preceding flip-flop (from output Q of first flip-flop to clock of next flip-flop); whereas in a down-counter, each flip-flop is triggered by the complement output of the preceding flip-flop (from output Q[^] of first flip-flop to clock of next flip-flop). The operation of such a counter is controlled by the up-down control input. i.e, in the circuit diagram mode input(M) is the up-down control input. When M=0, the output of XOR gate is Q output and it will act as a 3-bit up counter. When M=1, the output of the XOR gate is a complement of Q output and it will act as a 3-bit down counter.

PROCEDURE:

- 1. Realize the functions using suitable variables.
- 2. Write the truth table of the corresponding functions.
- 3. Setup the decade counter circuit; reset the outputs using clear input. Apply clock pulses and observe the counting from 0000 to 1001.
- 4. Setup 3 bit up/down counter. Clear all FF. Apply logic 0 to the mode control pin and observe the up counting.
- 5. Preset all FF and apply logic 1 to mode control and observe down counting.
- 6. Verify the output using different inputs.
- 7. Set up the circuits and observe the outputs. Enter the output states in the Truth table corresponding to the input combination.

Pin diagram of 7476



CIRCUIT DIAGRAMS

DECADE COUNTER



ECL203 LOGIC CIRCUIT DESIGN LAB



<u>3 BIT UP/DOWN COUNTER</u>





RESULT: Realized asynchronous 3 bit up/down counter and decade counter and verified the output.

EXPT NO: 6

SYNCHRONOUS COUNTERS

DATE:

<u>AIM</u>: To design and setup synchronous 3 bit up/down counter and decade counter using JK flipflops.

COMPONENTS AND EQUIPMENTS REQUIRED:

Sl No	Components and equipments	Specification	Quantity
1	IC	7476,7400,7408,7410	2,2,1,1 each
2	IC trainer kit		1

THEORY:

In Asynchronous binary counters the output of one counter stage is connected directly to the clock input of the next counter stage and so on along the chain. The result of this is that the Asynchronous counter suffers from what is known as "Propagation Delay" in which the timing signal is delayed a fraction through each flip-flop. However, with the Synchronous Counter, the external clock signal is connected to the clock input of EVERY individual flip-flop within the counter so that all of the flip-flops are clocked together simultaneously (in parallel) at the same time giving a fixed time relationship. In other words, changes in the output occur in "synchronization" with the clock signal. The result of this synchronization is that all the individual output bits change state at exactly the same time in response to the common clock signal with no ripple effect and therefore, no propagation delay.

PROCEDURE:

- 1. Decide the number and type of FF.
- 2. Realize the functions using suitable variables.
- 3. Write the excitation table of flipflop.
- 4. Decide the Mode to control the input
- 5. Draw the state transition diagram and circuit excitation table.
- 6. Set up the circuit and observe the outputs.

CIRCUIT DIAGRAM

DECADE COUNTER



<u>3 BIT UP/DOWN COUNTER</u>

Circuit Diagram



<u>RESULT</u>: Realized 3 bit up/down counter and decade counter using JK flipflops and verified the outputs for different inputs.

EXPT NO: 7 RING COUNTER AND JOHNSON COUNTER

DATE:

<u>AIM</u>: To implement ring and Johnson counter using flip flop integrated circuits.

COMPONENTS AND EQUIPMENTS REQUIRED:

Sl No	Components and equipments	Specification	Quantity
1	IC	7474	2
2	IC trainer kit		1

THEORY:

4-bit Ring Counter

The synchronous **Ring Counter**, is preset so that exactly one data bit in the register is set to logic "1" with all the other bits reset to "0". To achieve this, a "CLEAR" signal is firstly applied to all the flip-flops together in order to "RESET" their outputs to a logic "0" level and then a "PRESET" pulse is applied to the input of the first flip-flop before the clock pulses are applied. This then places a single logic "1" value into the circuit of the ring counter.

So on each successive clock pulse, the counter circulates the same data bit between the four flipflops over and over again around the "ring" every fourth clock cycle. But in order to cycle the data correctly around the counter we must first "load" the counter with a suitable data pattern as all logic "0's" or all logic "1's" outputted at each clock cycle would make the ring counter invalid.

Johnson Counter

The **Johnson Ring Counter** or "Twisted Ring Counters", is another shift register with feedback exactly the same as the standard *Ring Counter*, except that this time the inverted output Q of the last flip-flop is now connected back to the input D of the first flip-flop as shown in circuit diagram.

The main advantage of this type of ring counter is that it only needs half the number of flip-flops compared to the standard ring counter then its modulo number is halved. So a "n-stage" Johnson

counter will circulate a single data bit giving sequence of 2n different states and can therefore be considered as a "mod-2n counter".

PROCEDURE:

- 1. Decide the type of FF.
- 2. Test all the components and IC packages using a digital IC tester.
- 3. Set up the circuits to verify the counter states.

Pin Diagram of 7474



Ring Counter

Circuit Diagram



Johnson Counter

Circuit Diagram



<u>RESULT</u>: Realized Ring and Johnson counter using flip flop and observed its outputs for different inputs.

EXPT NO: 8 MULTIPLEXERS AND DE-MULTIPLEXERS USING GATES AND ICs. (74150, 74154)

DATE :

<u>AIM</u>: To design and implement multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154.

COMPONENTS AND EQUIPMENTS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	3 I/P AND GATE	IC 7411	2
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
4.	IC TRAINER KIT	-	1

THEORY:

MULTIPLEXER:

Multiplexer means transmitting a large number of information units over a smaller number of channels or lines. A digital multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally there are 2ⁿ input lines and n selection lines whose bit combination determines which input is selected.

DEMULTIPLEXER:

The function of the Demultiplexer is in contrast to the multiplexer function. It takes information from one line and distributes it to a given number of output lines. For this reason, the demultiplexer is also known as a data distributor. Decoder can also be used as a demultiplexer. In the 1: 4 demultiplexer circuit, the data input line goes to all of the AND gates. The data select lines enable only one gate at a time and the data on the data input line will pass through the selected gate to the associated data output line.

PROCEDURE

- 1. Select the type of Mux [2^{n-1} to 1].
- 2. Select (n-1) as select line and other input connects as input for MUX.
- 3. Select the type of Demux, one input, n select lines and 2ⁿ outputs.

- 4. Apply suitable select lines, to get the corresponding outputs.
- 5. Write the truth table and verify the outputs for different inputs.

BLOCK DIAGRAM FOR 4:1 MULTIPLEXER:



BLOCK DIAGRAM FOR 1:4 DEMULTIPLEXER:



PIN DIAGRAM FOR IC 74150:

		\sim —		
E7	- 1		24 —	vcc
E6	- 2	I	23 —	E8
E5	_ 3	c	22 —	E9
E4	4	0	21 _	E10
E3	_ 5	7	20 _	E11
F2	_ 6		19 —	E12
E1	- 7	4	18 —	E13
EO	- 8	1	17 —	E14
sт	_ 9		16 —	E15
Q	- 10	5	15 _	А
D	-11	0	14 —	в
GND	- 12		13 –	с

PIN DIAGRAM FOR IC 74154:

		~ <i>_</i>		
QO	_ 1	\bigcirc	24 —	vcc
Q1	- 2	I	23 —	А
Q2	_ 3	C	22 –	в
Q3	_ 4	•	21 _	с
Q4	_ 5	7	20 _	D
Q5	- 6		19 —	FE2
06	- 7	4	18 —	FE1
07	- 8	1	17 —	Q15
08	_ 9		16 —	Q14
Q9	- 10	5	15 _	Q13
010	-11	4	14 -	Q12
GND	- 12		13-	Q11
2.12				

<u>RESULT</u>: The circuit for multiplexer and demultiplexer using logic gates were set up and the output for various combinations of input are observed.

PART B

Basys 3[™] FPGA Board- Overview

The Basys 3 board is a complete, ready-to-use digital circuit development platform based on the latest Artix®-7 Field Programmable Gate Array (FPGA) from Xilinx®. With its highcapacity FPGA (Xilinx part number XC7A35T- 1CPG236C), low overall cost, and collection of USB, VGA, and other ports, the Basys 3 can host designs ranging from introductory combinational circuits to complex sequential circuits like embedded processors and controllers. It includes enough switches, LEDs, and other I/O devices to allow a large number of designs to be completed without the need for any additional hardware, and enough uncommitted FPGA I/O pins to allow designs to be expanded using Digilent Pmods or other custom boards and circuits.

The Artix-7 FPGA is optimized for high performance logic, and offers more capacity, higher performance, and more resources than earlier designs. Artix-7 35T features include:

Figure 1. Basys 3 FPGA board with callouts.

Figure 2. Basys

3 FPGA board with callouts.

33,280 logic cells in 5200 slices (each slice contains four 6-input LUTs and 8 flip-flops) 1,800 Kbits of fast block RAM. Five clock management tiles, each with a phase-locked loop (PLL). 90 DSP slices. Internal clock speeds exceeding 450MHz .

Callout	Component Description	Callout	Component Description
1	Power good LED	9	FPGA configuration reset button
2	Pmod port(s)	10	Programming mode jumper
3	Analog signal Pmod port (XADC)	11	USB host connector
4	Four digit 7-segment display	12	VGA connector
5	Slide switches (16)	13	Shared UART/ JTAG USB port
6	LEDs (16)	14	External power connector
7	Pushbuttons (5)	15	Power Switch
8	FPGA programming done LED	16	Power Select Jumper

Table 1. Basys 3 Callouts and component descriptions.

Xilinx Vivado Design Flow



Introduction to Xilinx's FPGA Vivado MLSoftware

In this part, you will use Xilinx's Vivado to design, simulate and implement a simple 2 input AND gate digital circuit. Once completed, this 2 input AND gate implementation will be downloaded to the BASYS board and then tested using the on board LED's and switches.

STEP 1: Double click on the Vivado icon on your desktop to open up the welcome window of the development tool (as shown below). Three main sections can be observed in this window: "Quick Start", "Tasks", and "Learning Center".



STEP 2: Now, click on "Create Project" to create a new project. You have to be careful about where to save your project file in the computer lab. The computers in the lab run a hard disk protection program that could interfere with Xilinx. So, if you save your project in a preserved folder, Xilinx might have problem with running the simulation. You have two choices: (1) either save the project directly on your USB flash disk. This option is good since your USB disk have normal read/write access and Xilinx runs correctly. However, this option can be slow for USB flash disks. The option (2) is to save the project in a folder that's in the desktop. Then, compress the folder into a ZIP file and email it to yourself. Start by creating a folder on the desktop called 'Lab_1'. Create this folder in Windows, not from Xilinx. Then, in Xilinx, create a new project inside "**Project1**". Name your project, '**Project_1**' and it will be in the folder

"\D:/Project1". When you finish your lab, you can copy your project on your flash disk.

🔥 New Project		×
Project Name Enter a name for you	ir project and specify a directory where the project data files will be stored.	4
Project name:	project_1	8
Project location:	D:/Project1	S
Create project	tsubdirectory	
Project will be cre	ated at: D:/Project1/project_1	

STEP 3: In the next window, choose "RTL Project" as the project type. You can the description of this type in the window.

A New Project	×
Project Type	1.0
Specify the type of project to create.	4
BTL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation	, design planning and analysis.
Do not specify sources at this time	
Project is an extensible <u>V</u> itis platform	
 <u>Post-synthesis Project</u> You will be able to add sources, view device resources, run design analysis, planning and implementation. 	
Do not specify sources at this time	
O I/O Planning Project Do not specify design sources. You will be able to view part/package resources.	
Imported Project	
Create a Vivado project from a Synplify, XST or ISE Project File.	
Example Project	
Create a new Vivado project from a predefined template.	
? Kext >	Einish Cancel

STEP 4: In the opened window, you can create source file (Verilog/Verilog Header/SystemVerilog/VHDL/Memory File) for your new project or add sources from the existing projects. Click on "Create File", and in the opened window choose "Verilog" for the "File type", write a name for your file ("and_1"), and click on "Ok". Continue clicking on Next until reaching the "Default Part" window

oject. You ca	etilist, block L in also add ar	Design, and	110.01				
		and create	d iP files, or dire sources later.	ctories containing those tiles,	o add to your project. Create a new	source file on disk and add it to your	
+	+ +						
	Index	Name	Library	HDL Source For	Location		
•	1	and 1.v	xil defaultlib	Synthesis & Simulation	<local project="" to=""></local>		
				Add Siles	Costo File		
				Add Files Add D	ectories Create File		
Scan an	1 and PT1 inc	eluito filos	into project	Add Files Add D	ectories Create File		
Scan an	s add RTL inc	clude files	into project	Add Files Add D	ectories Create File		
Scan an	1 add RTL inc	clude files	into project	Add Files Add D	ectories Create File		
 Scan an Copy ge ✓ Add sog 	d add RTL inc urces into pro	ictude files roject ibdirectorie	linto project	Add Files Add D	ectories <u>C</u> reate File		

STEP 5: Add constraints file for Basys3 FPGA board

New Project					×
Add Constraints (option pecify or create constraint file	al) is for physical and timing c	onstraints.			A
$ \mathbf{H}_{\mathbf{j}} = \mathbf{H}_{\mathbf{j}} + \mathbf{H}_{\mathbf{j}} $					
Constraint File Loc	ation				
Basys-3-Master.xdc D:\	digilent-xdc-master				
		Add Files Create File]		
Copy constraints files int	o project				
			Deale	New York	Testa
\odot			< Dack	Next >	Cancel

STEP 6: In this window, choose "Artix-7" for the "Family", "-1" for "Speed grade", and "cpg236" for "Package". In the shown parts, select "xc7a35tcpg236-1". Take a look at the configuration of this part for your own familiarity. If the board files are installed then the board files are installed then ou can select Basys3 directly from boards

Select: @ Parts	Boards								
• Filter									
Produ <u>c</u> t category:	All		~	Spee <u>d</u> grade:	-1			~	
Eamily:	Artix-7		~	Temp grade:	AILR	emaining		~	
Package:	cpg236		~						
			Re	set All Filters					
Search: Q-			~						
Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceivers	GTPE2 Transce
@ xc7a15tcpg236-1	236	106	10400	20800	25	0	45	2	2
@ xc7a35tcpg236-1	236	106	20800	41600	50	0	90	2	2
@ xc7a50tcpg236-1	236	106	32600	65200	75	0	120	2	2

Parts Boards									
O To fetch the latest available	ble boards from git rep	iository, click c	n 'Refresh' butt	on. Dismas					
Reset All Filters									
endor: All	~	Name:	All				✓ Board i	lev: Latest	~
Search: Q- Display Name		~	Preview	Status	Vendor	File Version	Part	VO Pin Count	Board Rev
Q ≚ ⊕ K									
Basys3			Preview	Status	vendor	File Version	Part	I/O Pin Count	board Kev
				Installed	digilentinc.com	1.1	xc7a35tcpg236-1	236	C.0
Cmod S7-25				Installed	digilentinc.com	1.0	xc7s25csga225-1	225	B.0
Cmod A7-15t									
				Installed	digilentinc.com	1.1	xc7a15tcpg236-1	236	B.0
Cmod A7-35t				Installed	digilentinc.com	11	xc7a35tcpq236-1	236	B.0
C									
C018 27-075				Control of the		40	7-0071-400 1	100	

STEP 7: Look at your new project summary.

ECL203 LOGIC CIRCUIT DESIGN LAB

🔥 New Project			×
	New Project Summary A new RTL project named 'project_1' will be created.		
	1 source file will be added.		
	1 constraints file will be added.		
	 The default part and product family for the new project: Default Board: Basys3 Default Part: xc7a35tcpg236-1 Family: Artix-7 Package: cpg236 Speed Grade: -1 		
E XILINX.	To create the project, click Finish		
3		< <u>B</u> ack <u>N</u> ext >	nish Cancel

STEP 8: Define the input and the output ports of your module according to the shown window.

Eile Edit Flow Jools Rep	arts Window Layout View Help	G- Quick Actes				Re	eady
B + + B B × F	R O E K H K					I Default Layout	~
Row Navigator = + 7 _	PROJECT MANAGER - project_1						?
PROJECT MANAGER			Balast Community				
O Settings	Q ± 0 + 0 00	Updating U O	Overview Dashboard			7.0	I LS X
Language Templates	Constraints (1) D Utility Sources	🍌 Define Module		×			î
C IP Catalog		Define a module and specify I/O Ports to add to yo For each port specified:	ur source file,	1.81			
✓ IP INTEGRATOR		MSB and LSB values will be ignored unless its Bu Ports with blank names will not be written.	s.column is checked.	P			
Create Block Design	Hierarchy Libraries Compile Ord	54					
Open Block Design	-	Module Definition					
Generate Block Design	Properties	Module name: and 1		0			
 SIMULATION 		I/O Port Definitions		_			
Run Simulation		+ - 2 +					
Y RTL ANALYSIS	Selection of	Port Name Direction Bus MSB LSE input 🛩 🗍 0	6 D				
 Open Elaborated Design 				-			>
✓ SYNTHESIS	Tcl Console Messages Log R					?.=	
Run Synthesis	Q ∰ ♦ [4 ≪ ▶)	e C	OK	Cancel			
 Open Synthesized Design 	Name Constraints Status	Who the who the wess investigated	v5 Total Power Palled Noutes LUT	PP BRAM URAN	W DSP Start	Elapsed Run Strategy Vivado Synthesis Defaults (Vivado Synthes	sis 2021
 IMPLEMENTATION 	> impl_1 constrs_1 Not st	larted				Vivado Implementation Defaults (Vivado	Implem
Run Implementation							
> Open Implemented Design							
Y BOCRAM AND DEBUG							

STEP 9: The opened window is the main environment for your project that is called "Project Manager". You can explore it by seeing the options of each category in the toolbar on top of the window. In the left side, you can see the "Settings", "Add Sources", ""Language Template", "IP Catalog", "IP Integrator", "Simulation", "RTL Analysis", "Synthesis", "Implementation", and "Program and Debug". Each of these serves a part of the digital design flow. In the middle, you can see the windows for "Sources", "Properties", "Project Summary", and the reports and summaries for the execution of the project files.

project_1 - [D:/Project1/project_1/proje	ct_1.xpr] - Vivado 2021.2.		- d ×
Eile Edit Flow Iools Repgi	rts Window Layout View Help Gr Guick Access		Ready
B. H. H. H. X. M.	II O E K # X		Default Layout
Flow Navigator 🗧 0 🤉 💶	PROJECT MANAGER - project_1		3.1
Y PROJECT MANAGER	Sources	5	Project Commany 2 17 17 17
Settings		Updating U O	Overview Dashboard
Add Sources	> = Constraints (1)		~
Language Templates	> D Utility Sources		Settings Edit
P IP Catalog			Project name: project_1
Y IP INTEGRATOR			Product damily: Artis-7
Create Block Design	Hierarchy Libraries Compile Order		Project part: Batys3 (xc7a35tcpg236-1)
Open Block Design			Top module name: Not defined
Generate Block Design	Properties	7 _ 0 5 ×	Simulator language: Verilog
		· + + •	
✓ SIMULATION			Board Part
Run Simulation	Select an object to see properties		Display name: Basys3
* RTL ANALYSIS			Board part name: digitentinc.com/basys3;part0:1.1
> Open Elaborated Design			Soard revision: C.0
✓ SYNTHESIS	Tel Console Messages Log Reports Design Runs	*	? _ D B
Run Synthesis	Q. ∄. ⊜. I4 ≪. ≫. ≫. + %		
> Open Synthesized Design	Name Constraints Status WNS TNS	WHS THS W855 TPV	/S Total Power Failed Routes LUT FF BRAM URAM DSP Start Elapsed Run Strategy
	v [v synth_1 constrs_1 Not started		Vivado Synthesis Defaults (Vivado Synthesis 2021)
✓ IMPLEMENTATION	impl_1 constrs_1 Not started		Vivado Implementation Defaults (Vivado Implementation Defaults
Run Implementation			
Open Implemented Design			
M BROGRAM AND DEBUG			

STEP 10: Double click on the "and_1.v" file (*.v) in the "Sources" window. The VERILOG source file appears where the window is located in right side. Note that the module shows the defined inputs and outputs that were selected previously. Add you program to the file and then save.

Eile Edit Flow Jools Re	ngris Window Lagout View Help Archaick Access Ready
Flow Navigator	PROJECT MANAGER - project 1
· PROJECT MANAGER	
Settings Add Sources	Access T = U D X Tripest summary Imm_1 X > Q, ≚, + + D 0 D p/Project_t/project_t/scu/scurces_t/new/and_tx ×
Language Templates	v to Design Sources (1) Q W A D D O O ● A and_1 (and_1u) 11
P IP Catalog	> □: Constraints (1) 14 // pepeodmodimer > □: Simulation Sources (1) 15 //
✓ IP INTEGRATOR	> © Utility Sources 16 // Hevisian C.01 - File Created
Create Block Design	Herarchy Libraries Compile Order 10 // Additional Commontation
Open Block Design Generate Block Design	Source File Properties ? _ D D X
	• and 1v • • • • • • 11 module and 14
 SIMULATION Run Simulation 	Image: Second
✓ RTL ANALYSIS	Type: Verling ···· 23 awriny y5albj
> Open Elaborated Design	General Properties
 SYNTHESIS 	Tel Console Messages Log Reports Design Runs *
Run Synthesis	Q, Ξ ≠ H ≪ I → 34 58
> Open Synthesized Design	Name Constraints Status WNS THS WBSS TPWS Total Power Failed Routes LUT FF BRAM URAM DSP Stat Elapsed Run Strategy v > smth_1 constrs_1 Not started Vivado Synthesis Defaults (Vivado Synthesis 2021) Vivado Synthesis 2021
✓ IMPLEMENTATION	D imp[_1_consts_1Notstarted Vivado Implementation Defaults (Vivado Implementation
Run Implementation	
> Open Implemented Design	
Y PROGRAM AND DEBUG	,

STEP 11: Under the tab 'Constraints' select Basys-3-Master.xdc and edit the file for switches and led.

```
× and_1.v *
                           × Basys-3-Master.xdc *
Project Summary
                                                ×
                                                                                             ? 🗆 🖸
D:/digilent-xdc-master/Basys-3-Master.xdc
                                                                                                  ×
Q,
                Χ 🗉 🗈 🗙 🖊 🎟 🖓
                                                                                                 ۵
    💾 🐟 🍌
 10
 11 | ## Switches
 12 set property -dict { PACKAGE_PIN V17 IOSTANDARD LVCMOS33 } [get ports {a}]
 13 set_property -dict { PACKAGE_PIN V16 IOSTANDARD LVCMOS33 } [get_ports {b}]
 14
 15
 16
 17
    ## LEDs
 18
 19 set property -dict { PACKAGE_PIN V3 IOSTANDARD LVCMOS33 } [get ports {y}]
 20 | #set_property -dict { PACKAGE_PIN W3 IOSTANDARD LVCMOS33 } [get_ports {led[10]}]
 21 | #set property -dict { PACKAGE PIN U3 IOSTANDARD LVCMOS33 } [get ports {led[11]}]
 22 #set property -dict { PACKAGE FIN P3 IOSTANDARD LVCMOS33 } [get_ports {led[12]}]
 23 | #set property -dict { PACKAGE PIN N3 IOSTANDARD LVCMOS33 } [get ports {led[13]}]
 24 #set_property -dict { PACKAGE_PIN P1 IOSTANDARD LVCMOS33 } [get_ports {led[14]}]
 25 #set_property -dict { PACKAGE_PIN L1 IOSTANDARD LVCMOS33 } [get_ports {led[15]}]
 26
 27
     <
```

STEP 13: Now that the design is finished, you must build the project. Click **Run Synthesis** on the left-hand menu towards the bottom, on successful completion click on **Run Implementation**. On successful completion of implementation click on **Generate Bitstream** in the dialog box.

ECL203 LOGIC CIRCUIT DESIGN LAB

project_1 - [D:/Project1/project_1/project	t_1.xpr] - Vivado 2021.2
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u> rt	s <u>W</u> indow Layout <u>View H</u> elp <u>Q- Quick Access</u>
Flow Navigator	PROJECT MANAGER - project_1
Add Sources	Sources
Language Templates	
👎 IP Catalog	Contraction Contra
	• and_1 (and_1.v)
✓ IP INTEGRATOR	✓ ☐ Constraints (1)
Create Block Design	$\checkmark \equiv \text{constrs_1}(1)$
Open Block Design	Basys-3-Master.xdc
Generate Block Design	Hierarchy Libraries Compile Order
✓ SIMULATION	Source File Properties
Run Simulation	Basys-3-Master.xdc
	C Enabled
✓ RTL ANALYSIS	Location: D'/digilent-vdc-master
> Open Elaborated Design	
	Type: XUC
 SYNTHESIS 	General Properties
Run Synthesis	Tcl Console Wissiance Log Reports Design Runs ×
> Open Synthesized Design	
 IMPLEMENTATION 	Name Constraints Status WNS TNS WHS
Run Implementation	
> Open Implemented Design	i Not stated
PROGRAM AND DEBUG	
Generate Bitstream	
> Open Hardware Manager	<

STEP 14: After completion of Bitstream file open hardware manager for downloading the

program to FPGA.



Click on Open target



Click on program device

<u>File Edit Flow Tools Windo</u>	w Layout View Help Q+ Quick A	ccess	
		ashboard 👻	
Flow Navigator 🗧 🚊 😤 💶	HARDWARE MANAGER - localhost/xilinx_tcf/D	igilent/210183A3806B4	
✓ PROJECT MANAGER	1 There are no debug cores. Program devi	ce 🚅 mesh device	
Settings	Hardware		? _ 0 8 × 1
Languaga Tamplataa	Q ≚ ≑ ∅ ► ≫ ■		0
	Name	Status	
	 Iocalhost (1) 	Connected	-
an a	✓ <a> ✓ <a> × ilinx_tcf/Digilent/210183A380	Open	
 IP INTEGRATOR. 	v (0) xc7a35t_0 (1)	Not programmed	
Create Block Design	XADC (System Monitor)		
Open Block Design			
Generate Block Design	Hardware Device Properties		? _ 🗆 🖾 🗙
	@ xc7a35t_0		* * *
✓ SIMULATION	Part xc7a35t		~
Run Simulation	ID code: 0362D093		
No. Calabra (12) and salar			

After successful completion of the above steps, you will be able to verify the functionality of AND gate by checking all possible combination on the switches.

Expt No: 1 REALIZATION OF LOGIC GATES AND FAMILIARIZATION OF FPGAs Date:

<u>Aim</u>: (a) Familiarization of a basys 3 FPGA board and its ports and interface.

(b) Create the bitstream files for your FPGA board.

(c) Familiarization of the basic syntax of verilog

(d) Development of verilog modules for basic gates, synthesis and implementation in the above FPGA to verify the truth tables.

(e) Verify the universality and non-associativity of NAND and NOR gates by uploading the corresponding verilog files to the FPGA boards.

(f) Verify the functionality of each gates by assigning the inputs to switches in FPGA and outputs to LEDs.

Components and Equipments Required:

Sl No	Components and equipments	Specification	Software	Quantity
1	FPGA	Basys 3	Xilinx Vivado	1

Procedure:

- 1. Write a Verilog module to realize a basic gate.
- 2. Write a test bench to verify the design.
- 3. Simulate the test bench and verify the design.
- 4. Synthesize the design, implement in FPGA and verify the outputs.

RESULT: Verilog code for basic gates were familiarized and the following codes were synthesized and bitstream file was generated and dumped to FPGA and output was verified.

Expt No: 2

ADDERS IN VERILOG

Date:

<u>Aim</u>:

(a) Development of Verilog modules for half adder in 3 modeling styles

(dataflow/structural/behavioral).

(b) Development of Verilog modules for full adder in structural modeling using half adder.

Components and Equipments Required:

Sl No	Components and equipments	Specification	Software	Quantity
1	FPGA	Basys 3	Xilinx Vivado	1

Procedure:

- 1. Write the Verilog module to realize half adder in three different styles.
- 2. Write a test bench to verify the design.
- 3. Simulate the test bench and verify the design.
- 4. Synthesize the design, implement in FPGA and verify the outputs and timing of output.
- 5. Realize Full Adder using half adder and perform above steps.

RESULT: Verilog modules for half adder and full adder in 3 modeling styles were familiarized.

Expt No: 3

MUX AND DEMUX IN VERILOG

Date:

<u>Aim</u>:

(a) Development of verilog modules for a 4x1 and 8x1 MUX.

(b) Development of verilog modules for a 1x4 DEMUX.

Components and Equipments Required:

Sl No	Components and equipments	Specification	Software	Quantity
1	FPGA	Basys 3	Xilinx Vivado	1

Procedure:

- 1. Write the Verilog module to realize 4x1 MUX and 1x4 DEMUX.
- 2. Write a test bench to verify the design.
- 3. Simulate the test bench and verify the design.
- 4. Synthesize the design, implement in FPGA and verify the outputs.

RESULT: Developed verilog modules for MUX and DEMUX and observed its outputs.

Expt No: 4

FLIP FLOPS AND COUNTERS

Date:

<u>Aim</u>:

(a) Development of verilog modules for SR, JK, T and D flipflops.

(b) Development of verilog modules for a binary decade/Johnson/Ring counters.

Components and Equipments Required:

Sl	Common and a start of the			
N	equipments and	Specification	Software	Quantity
0				
1	FPGA	Basys 3	Xilinx Vivado	1

Procedure:

- 1. Write the Verilog module to realize the counters
- 2. Write a test bench to verify the design.
- 3. Simulate the test bench and verify the design.

RESULT: Developed verilog modules for SR, D, JK, D, T flipflops and binary decade/Johnson/Ring counters and observed the outputs.

Expt No: 5

Flip-Flops and their Conversion in FPGA

Date:

<u>Aim</u>:

(a) Make gate level designs of J-K, J-K master-slave, T and D flip-flops, implement and test them on the FPGA board.

(b) Implement and test the conversions such as T to D, D to T, J-K to T and J-K to D

Components and Equipments Required:

Sl	Components and	Specification		Quantity
No	equipments	Specification	Software	Quantity
1	FPGA	Basys 3	Xilinx Vivado	1

Procedure:

- 1. Write the Verilog module to realize the flip flops.
- 2. Write a test bench to verify the design.
- 3. Simulate the test bench and verify the design.
- 4. Synthesize the design, implement in FPGA and verify the outputs and timing of output.

RESULT:Developed verilog modules for flip flops and their conversions and observed its outputs. Output for different combinations of input are verified using behavioral simulation and also generated bit stream then is dumped to FPGA and outputs verified

Expt No: 6

BCD to Seven Segment Decoder in FPGA

Date:

<u>Aim</u>:

(a) Make a gate level design of a seven segment decoder, write to FPGA and test its functionality.

(b) Test it with switches and seven segment display. Use output ports for connection to the display

Components and Equipments Required:

Sl No	Components and equipments	Specification	Software	Quantity
1	FPGA	Basys 3	Xilinx Vivado	1

Procedure:

- 1. Write the Verilog module to realize the seven segment decoder
- 2. Write a test bench to verify the design.
- 3. Simulate the test bench and verify the design.
- 4. Synthesize the design, implement in FPGA and verify the outputs and timing of output.

RESULT:Developed verilog modules for seven segment decoder and observed its outputs. Implemented in FPGA and tested its functionality.

Expt No: 7 Asynchronous and Synchronous Counters in FPGA

Date:

<u>Aim</u>:

(a) Make a design of a 4-bit up down ripple counter using T-flip-lops in the previous experiment, implement and test them on the FPGA board.

(b) Make a design of a 4-bit up down synchronous counter using T-flip-lops in the previous experiment, implement and test them on the FPGAboard.

Components and Equipments Required:

Sl	Components and	Specification		Quantity
No	equipments	Specification	Software	Quantity
1	FPGA	Basys 3	Xilinx Vivado	1

Procedure:

- 5. Write the Verilog module to realize the 4-bit up down ripple counter and 4-bit up down synchronous counter.
- 6. Write a test bench to verify the design.
- 7. Simulate the test bench and verify the design.
- 8. Synthesize the design, implement in FPGA and verify the outputs and timing of output.

RESULT: Developed verilog modules for 4-bit up down ripple counter and 4-bit up down synchronous counter and observed its outputs. Implemented in FPGA and tested its functionality.